Sacha Loitz

A Property Checking Methodology for Weakly Programmable System-on-Chip IPs

Eine Methode zur Eigenschaftsprüfung von schwach programmierbaren System-on-Chip IPs


Front	Back

ISBN:

978-3-8440-2468-5

Series:

Halbleitertechnik

Keywords:

formal verification; application specific instruction set processors; completeness; Formale Verifikation; Anwendungsspezifische Prozessoren; Vollständigkeit; hardware verification; software verification; Hardware Verifikation; Software Verifikation

Type of publication:

Thesis

Language:

English

Pages:

152 pages

Figures:

39 figures

Weight:

224 g

Format:

21 x 14,8 cm

Bindung:

Paperback

Price:

45,80 € / 57,25 SFr

Published:

January 2014

Buy:

Download:

Available PDF-Files for this title:

You need the Adobe Reader, to open the files. Here you get help and information, for the download.

These files are not printable.


	Document		Abstract
	Type		PDF
	Costs		free
	Action		Display of file - 53 kB (54611 Byte)
	Action		Download of file - 53 kB (54611 Byte)


	Document		Document
	Type		PDF
	Costs		34,35 EUR
	Action		Purchase in obligation and display of file - 957 kB (979734 Byte)
	Action		Purchase in obligation and download of file - 957 kB (979734 Byte)


	Document		Table of contents
	Type		PDF
	Costs		free
	Action		Display of file - 51 kB (52466 Byte)
	Action		Download of file - 51 kB (52466 Byte)

User settings for registered users

You can change your address here or download your paid documents again.

User:	Not logged in.
Actions:	Login / Register Forgotten your password?

Recommendation:

You want to recommend this title?

Review copy:

Here you can order a review copy.

Link:

You want to link this page? Click here.

Export citations:

Text
BibTex
RIS

Abstract:

Over the last years we have seen an increasing trend towards application speci?c instruction set processors that are designed in order to meet the required ?exibility, energy ef?ciency and performance constraints. In its extreme extend these processors are that specialized that they only offer a limited programmability meeting exactly the demands of the targeted application domain. Such processors are called weakly programmable system-on-chip IPs (WPIP). The focus of these WPIPs is to offer just as much ?exibility as required while delivering energy ef?ciency and performance comparable to that of custom hardware. A main characteristic of these WPIPs is a customized memory architecture with memories being accessed from several pipeline stages.

It turns out that the design ?ow followed by the designers of such WPIP designs hampers the validation of these IPs. On the one hand simulation based approaches can not achieve a suf?cient coverage. Formal veri?cation techniques, on the other hand, can achieve a suf?cient coverage, however, the design ?ow and distributed memory architecture forbid the usage of the veri?cation techniques as they are used in today’s formal veri?cation of standard processors.

This dissertation presents a systematic approach to completely verify these WPIP designs. A main aspect of the presented technique is that the veri?cation engineer is only required to specify the intended behavior at the level of well documented pipeline operations resulting in the operational ISA (OISA) model introduced in this work. The additional information required to handle the side-effects of the distributed memory access as well the behavior ensuring that the property set is complete are automatically generated by an analysis of the OISA model.

For WPIPs software and hardware are tightly coupled together making it important to ensure that the combined hardware software system is working correctly. The second part of this work presents how to reuse the property set from the hardware veri?cation for the veri?cation of the software.

The presented approach is demonstrated at the example of two WPIPs for channel decoding. Even so these WPIPs were intensively simulated beforehand several bugs were discovered with the presented formal veri?cation methodology.